A High Speed Networked Signal Processing Platform for Multi-element Radio Telescopes
نویسندگان
چکیده
A new architecture is presented for a Networked Signal Processing System (NSPS) suitable for handling the real-time signal processing of multi-element radio telescopes. In this system, a multi-element radio telescope is viewed as an application of a multi-sensor, data fusion problem which can be decomposed into a general set of computing and network components for which a practical and scalable architecture is enabled by current technology. The need for such a system arose in the context of an ongoing program for reconfiguring the Ooty Radio Telescope (ORT) as a programmable 264-element array, which will enable several new observing capabilities for large scale surveys on this mature telescope. For this application, it is necessary to manage, route and combine large volumes of data whose real-time collation requires large I/O bandwidths to be sustained. Since these are general requirements of many multi-sensor fusion applications, we first describe the basic architecture of the NSPS in terms of a Fusion Tree before elaborating on its application for the ORT. The paper addresses issues relating to high speed distributed data acquisition, Field Programmable Gate Array (FPGA) based peer-to-peer networks supporting significant on-the fly processing while routing, and providing a last mile interface to a typical commodity network like Gigabit Ethernet. The system is fundamentally a pair of two co-operative networks, among which one is part of a commodity high performance computer cluster and the other is based on Commercial-Off The-Shelf (COTS) technology with support from software/firmware components in the public domain. Peeyush Prasad Astronomy and Astrophysics Group, Raman Research Institute, Bangalore 560 080, India Tel: +91-80-23610122 Fax: +91-80-23610492 E-mail: [email protected] C.R. Subrahmanya Astronomy and Astrophysics Group, Raman Research Institute, Bangalore 560 080, India Tel: +91-80-23610122 Fax: +91-80-23610492 E-mail: [email protected]
منابع مشابه
Multidimensional-DSP Beamformers Using the ROACH-2 FPGA Platform
Abstract: Antenna array-based multi-dimensional infinite-impulse response (IIR) digital beamformers are employed in a multitude of radio frequency (RF) applications ranging from electronically-scanned radar, radio telescopes, long-range detection and target tracking. A method to design 3D IIR beam filters using 2D IIR beam filters is described. A cascaded 2D IIR beam filter architecture is prop...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملFFT-based Digital Receiver Architecture for Fast-scanning Application
Receivers covering the VHF/UHF communications bands are the important parts of the EW/ESM systems. Currently used frequency agile signals using frequency hopping and burst transmission technique rise eminent requirements for scanning and search receivers. The fast scanning speed can be achieved with parallel signal processing based the spectrum estimation of a wide bandwidth of incoming signal....
متن کاملA Novel Sampling Approach in GNSS-RO Receivers with Open Loop Tracking Method
Propagation of radio occultation (RO) signals through the lower troposphere results in high phase acceleration and low signal to noise ratio signal. The excess Doppler estimation accuracy in lower troposphere is very important in receiving RO signals which can be estimated by sliding window spectral analysis. To do this, various frequency estimation methods such as MUSIC and ESPRIT can be adopt...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1102.0144 شماره
صفحات -
تاریخ انتشار 2011